Date of Award
2009
Degree Type
Thesis
Degree Name
Master of Engineering Science
Program
Electrical and Computer Engineering
Supervisor
Dr. Reyhani-Masoleh
Abstract
The Cyclic Redundancy Check (CRC) is an error detection code used in many digital transmission and storage systems. The two major research areas surrounding CRCs concern developing computation approaches and studying error detection properties. This thesis aims to explore the various aspects of the CRC computation, with the primary objective being to propose novel computation approaches which outperform the existing ones. The work begins with a thorough examination of the formulations found throughout the literature. Then, their subsequent realizations as hardware architectures and software algorithms are investigated. During this investigation, some improvements are presented including optimizations of the state-space trans formed and primitive architectures. Afterward, novel formulations are derived and the most significant contribution consists of a matrix decomposition that gives rise to a high-performance software algorithm. Simulation and implementation results are gathered for both hardware and software deployments of the investigated computa tion approaches. The theoretical results obtained by simulations are validated with implementation experiments. The proposed algorithm is shown to outperform the existing comparable low-memory algorithm in terms of time complexity.
Recommended Citation
Kennedy, Christopher E., "High-Performance Hardware and Software Implementations of the Cyclic Redundancy Check Computation" (2009). Digitized Theses. 4161.
https://ir.lib.uwo.ca/digitizedtheses/4161